# Research on high-speed communication mechanism of time-triggered network based on RGMII

### Changhao Wang, Tiantian Li\*

School of Electronic Information and Artificial Intelligence, Shaanxi Uninersity of Science & Technology, Xi'an, China

\*Corresponding author

**Abstract:** With the rapid development of time-triggered network, the demand for its network performance is getting higher and higher. The transmission mechanism of time-triggered network is time-triggered mechanism, which is used to study the high-speed communication of time-triggered network. This paper proposes a high-speed communication design scheme for time-triggered network based on RGMII interface: time-triggered network transmission control module, FPGA board for time-triggered network transmission control, time-triggered encapsulation and analysis module for communication with host computer, configuration module for parameter configuration, cyclic redundancy check module for data error check. The communication between PHY layer and MAC layer is carried out by RGMII interface. Finally, simulation verification and upper board verification are carried out to realize the high-speed transmission of time-triggered network based on RGMII interface.

Keywords: Time-triggered network, SAE AS6802, High speed communication

### 1. Introduction

Time-triggered network not only has the advantages of traditional Ethernet technology, but also has the characteristics of Time-trigger (TT) transmission mechanism<sup>[1]</sup>, which has high real-time, high certainty and high fault tolerance, and establishes global clock synchronization during transmission and has strict time certainty<sup>[2]</sup>.

Time-Triggered networks are studied based on time-triggered Protocol (TTP), which was proposed by Professor Kopetz of Vienna University of Technology in Austria in 1994<sup>[3]</sup>. In 2003, Professor Kopetz proposed that the architecture of time-triggered network belongs to the embedded real-time system<sup>[4]</sup>, which adopts a unified global clock to ensure the time certainty of each node in the network. In 2005, Professor Kopetz pointed out that both real-time data and non-real-time data can be transmitted through time-triggered networks<sup>[5]</sup>, and time-triggered networks have been widely developed in the field of realtime. In 2011, SAE Organization in the United States explained the synchronization mechanism and operation method of time-triggered networks, and formulated SAE AS6802 time synchronization protocol standard<sup>[6][7]</sup>. In the synchronization process, the clock transparency mechanism of IEEE 1588 protocol<sup>[8]</sup> was retained, and fault tolerance mechanism was added<sup>[9]</sup>. To deal with faulty nodes affected by synchronization accuracy<sup>[10]</sup>. In 2014, NASA successfully launched a manned spacecraft using the AS6802 time-synchronization protocol<sup>[11]</sup>. Some scientific research institutions began to study timetriggered networks, such as the University of Vienna and the University of Verona, among which the University of Vienna played a leading role in the study of time-triggered networks, and conducted standardized and breakthrough research on time-triggered networks<sup>[12]</sup>. In 2013, scholars from the University of Electronic Science and Technology of China studied the high accuracy of clock synchronization in time-triggered networks by using network simulation and calculation<sup>[13]</sup>, which ensured the high accuracy of clocks in time-triggered networks and satisfied the real-time and reliability of data transmission. Scholars from Beijing University of Aeronautics and Astronautics pointed out that time-triggered network is an important technology for the development of civil aircraft science and technology, which can meet the needs of the latest aviation network system<sup>[11][14]</sup>.

Many research institutions and colleges have successfully applied the technology of time-triggered network to aviation, automobile and other fields, and achieved relatively good results. However, the progress in the high-speed transmission and fault tolerance mechanism of time-triggered network is slow, so it is necessary to study the high-speed communication of time-triggered network with RGMII interface. By designing the high-speed communication mechanism of time-triggered network based on RGMII

interface, the time synchronization and service transmission functions of the FPGA board of the end node of the time-triggered network are realized, and the transmission rate and resource utilization of the communication service in the network are improved. To improve the reliability of high-speed communication design of time-triggered network, a simulation test environment is built to verify the high-speed communication mechanism of time-triggered network nodes and board level verification.

### 2. Design and implementation

### 2.1. Overall design scheme

In order to better study the high-speed communication mechanism of time-triggered network based on RGMII interface, it is necessary to design and implement the FPGA board at the end of the timetriggered network, carry out the design of the logic level of time-triggered high-speed communication, and complete the data frame format implementation, high-speed transmission control, cyclic redundancy check, information configuration and other functions required by the time-triggered network. The overall module distribution diagram of the high-speed communication mechanism design of time-triggered network based on RGMII interface is shown in *Figure 1*. It is necessary to implement the encapsulation module to input the network parameters to be configured, the cyclic redundancy check to detect the error of the valid data sent, and if the data is found to be incorrect, it will be discarded, and the implementation of the top-level transmission control module of time-triggered network based on RGMII interface. Finally, the logic simulation of each module and the board level verification of the whole design are carried out to realize the high-speed communication mechanism of the time-triggered network.



Figure 1: The overall module distribution diagram of high-speed communication mechanism design in time-triggered network.

### 2.2. Encapsulation and decapsulation module design and implementation

To realize the encapsulation and decapsulation of time-triggered frames is to complete the format of time-triggered data frames - the receiving and sending of time-triggered frames. The receiving process is that the Ethernet physical layer receives the incoming data and parameters from the PC side and encapsulates them into time-triggered frames. The sending process is that the Ethernet physical layer sends time-triggered frames to the PC side and decapsulates the data and parameters of the frames. The format of time-triggered frame is improved based on the standard Ethernet frame format. It is composed of eight parts, including 7-byte frame synchronization precursor code, 1-byte frame delimiter, 6-byte destination address and 6-byte source address, 2-byte time triggered frame service type with the value 0x88d7, and the minimum data payload of 46 bytes. When the number of bytes is less than 46 bytes, the serial number of the 1-byte multi-channel redundant identification and the 4-byte CRC check code are added. The virtual link number of the time-triggered frame is stored in the lower 16 bits of the destination address, and the data payload includes a 20-byte IP header, an 8-byte UDP header, and a valid data portion.

Its components are shown in Figure 2.



*Figure 2: Time-triggered frame format diagram.* 

### 2.2.1. Encapsulate module design and implementation

The implementation of the time-triggered frame encapsulation module, that is, the receiving process of TT frame, the physical layer receives the incoming parameters and data from the PC and encapsulates them into the format of TT data frames. Create the packaging logic file TT Pack Frame.

The encapsulation module of the time-triggered frame is implemented by the encapsulation state machine, which defines the encapsulation state machine, including 6 states: Initial state (IDLE), data frame header state (Frame\_Head), Ethernet header state (Eth\_Head), udp header state (Udp\_Head), received data state (Rec\_Data), and single frame data transfer end state (Rec\_End). The flag signal of the state jump is sj\_flag. When sj\_flag is 1, the state jump to the next state. Define false\_en as a state jump error signal, and when false\_en is 1, return the initial state (IDLE). Perform data beating tte\_rx\_data\_reg[3:0] of the incoming module data tte\_rx\_data[3:0] on the PC side to improve the stability of data transmission, and use the data[7:0]data after concatenation as the actual input data. For the encapsulated module, the destination address is the address of the board, the source address is the address of the PC, and the service type of the time-triggered frame is 0x88d7. Define the mac\_flag flag indicating that the destination MAC address goes to the next state. When the input data enable signal tte\_rxdv is at high power level, the TT frame encapsulation module starts to receive data frames. When tte\_rxdv is at low power level, the single packet TT frame data is received and the state jumps to the initial state, waiting for the next time to trigger frame data to enable tte\_rxdv signal.

After the TT frame encapsulation module is designed and implemented, the time trigger frame encapsulation module is verified by simulation. The TT frame package test file tb\_TT\_Pack calls the TT frame package module, stores the data that needs to be passed from the PC in txt file, and uses \$readmemh to read into the data\_mem register, data\_mem is a width of 4, depth of 124 memory. Used to encapsulate the input of module data and parameters. Declares the input data start signal start\_flag and enables it to be high. start\_flag controls the enabling of tte\_rxdv signals. When the data input enable signal tte\_rxdv is valid, the 4bit data in data\_mem is read to the input data tte\_rx\_data of PHY chip; Give the MAC address and IP address of the development board, run the simulation verification and check the simulation verification results.

									~~										0.700			
Name	value	4	3, 100.	000 hs	1,200	. 000 hs		3, 300.0		1,40	0.000	ns	L	1 1 1 1 1		3, 601		ns 	L		5. L	3, 000. 0
🕌 tte_rx_clk	0																					
Ъ sys_rst_n	1																					
14 tte_rxdv	1																					
> 😻 data_mem[0:123][3:0]	5,5,5,5,5,5,5	5, 5, 5, 5,	5, 5, 5, 5	5, 5, 5, 5, 5, 5,	5, 5, 5,	d, 8, 8, d	, 2, 5,	4, c, b, 8	, 6, c, 4, 8	, 7, 4, 0	), 3, e,	6, 9, 5, 5	, d, 2, 8	, 8, 7, d,	a, 1,	0, 9, ¢	, <u>1,</u> 0,	9, 0, 0,	4, 2, 0, (	), 0, 0,	6, 3, 0	7, 5, 2,
> 😻 cnt_data[7:0]	76	X 44	45	X 46 X	47	48	49	4a )	4b X	40 X	4d	X 4e	4f	50	χ 5	īχ	52	53	54	55	χ 5	6 / 5
👪 start_flag	0																					
> 😻 state[5:0]	010000																	010	000			
> 😻 tte_rx_data[3:0]	1	4 X b	7	2	ŧχ	3 )	6	* X	1	÷χ	2	χ	6	) f	X	ΞХ	• )	0	f	3	X	X
🕌 data_en	0											1		1								
> 😻 data[7:0]	00	4f	X	7Ъ	X	02	χ	63	X	18	X	24	-χ	66			٩f	X	Ûe	ΞX	3	÷ )
🔓 rec_en	1																			Ē		
> 😻 rec_data[31:0]	542f776e	3670250		3670254f	75	70254f	Xī	Ъ02254f	χ 76	02634f	X	7602631	ŧχ	240263	18	24	666318	X	2466af1	8 X	2466	af0e
> 😻 rec_data_num[15:0]	001c																	00	0			
> 😻 BOARD_MAC[47:0]	882d45bc68																(	82445	oc684c			
> 😻 TYPE_VALUE[15:0]	88d7																	88	17			
14 rec_end	1																					

Figure 3: TT frame package module simulates waveform.

As shown in *Figure 3*, it is the simulation verification result of TT frame encapsulation test. From the verification result, it can be seen that the service type of frame is time-triggered frame 0x88d7. The data received by the physical layer is the data and parameters given from the memory data.txt at the PC end. The 4-bit input data tte\_rx\_data is converted into 32-bit output data rec\_data and passed into the physical layer. That is, the memory data from the PC end is encapsulated into the format of time-triggered data frames to reach the received physical layer. The actual MAC address of the board is consistent with the input parameter, and the hopping between states of the encapsulation state machine is normal.

## ISSN 2706-655X Vol.6, Issue 1: 125-130, DOI: 10.25236/IJFET.2024.060120

### 2.2.2. Design and implementation of the decapsulation module

Time triggers the implementation of frame decapsulation module, that is, TT frame sending process. The physical layer sends TT data frame to the PC and analyzes the parameters and data of the frame. Create the decapsulation logic file TT\_UnPack\_Frame.

The decapsulation module of the time-triggered frame is implemented by the parsing state machine, which defines the parsing state machine, including 7 states: Initial status (IDLE), ip header check status (Check Sum), data header status (Packet Head), Ethernet header status (Eth Head), ip header and udp header status (Ip Udp Head), sending data status (Send Data), and cyclic redundancy check Status (Crc). When send en is set to 1, TT data frames are sent. Check Sum status indicates the header check and check sum calculation. Define the tte tx en signal. When the state is not the initial state and the ip header check state, the tte tx en signal is 1, indicating that the output data is valid. Ip Udp Head status sends a 20-byte ip header and an 8-byte udp header. The destination ip address is the ip address of the PC, and the source ip address is the ip address of the board. Send Data is used to send valid data. The TT frame format requires that the minimum number of valid data bytes is 18 bytes. The supplementary byte counter is used to randomly supplement the missing bytes. When the PC receives the actual number of valid bytes, no operation is performed on the added bytes. Define the data read request signal read data req. When read data req is in high power mode, data from data mem of the storage is read to send data. Create a crc check file for the cyclic redundancy check module. Define send end to send the end signal. When the status is Crc and cnt send bit is 7, send end is 1, marking the completion of sending single packet data.

After the design and implementation of the TT frame decapsulation module, the time trigger frame decapsulation module is verified by simulation. The TT frame decapsulation test file tb\_TT\_UnPack calls the TT frame decapsulation module and CRC redundancy check module, gives the MAC address and IP address of the board and PC, and effectively sends data to be stored in the data\_mem memory, which is a memory with a width of 32 bits and a depth of 3. When the read request signal read\_data\_req is valid, 4 bytes of data in data\_mem is read to send\_data to be sent. Set send\_en to valid, run the simulation verification and check the simulation results.



Figure 4: TT frame analysis module simulates waveform.

As shown in *Figure 4*, it is the simulation verification result of TT frame decapsulation test. In the decapsulated simulation waveform, the time-triggered data frame sent by the physical layer sends the parameters and data obtained after decapsulation to the PC. It can be seen that the data in the sent TT frame is consistent with the data obtained after decapsulation. The 32-bit data to be sent send\_data is converted into 4-bit output data tte\_tx\_data and sent to the PC. That is, the format of time-triggered frames sent from the physical layer is decapsulated into 4-bit output data and sent to the PC.

### 2.3. Transmission control module design and implementation

Compared with GMII interface, RGMII interface is more simplified, with 4-bit data transmission interface and a high-speed transmission rate of 1000Mbps, it is one of the commonly used interfaces for Gigabit network communication. It is an interface between the MAC layer and the PHY layer and there is partial signal multiplexing. In order to carry out single-packet data caching, the FIFO module is created and invoked with the top-level module, and then the top-level module is verified by logic simulation. After the simulation and verification is completed, the PC is connected to the board through gigabit network cable and JTAG downloader, and the time-triggered transmission control logic is downloaded to the FPGA board through JTAG for board-level verification. The high-speed transmission of time

triggered network FPGA board is realized.

Create the simulation verification file tb\_tte\_rmii of the top-level module, call the top-level transmission control module, set the clock signal and reset signal, input the data from the txt file, and use \$readmemh to read the parameters and data to the memory data\_mem. When the input data enable signal tte\_rxdv is valid, the 4-bit data in data\_mem is passed into the PHY chip input data tte\_rx\_data. The bit width of tte\_tx\_data for sending data and tte\_rx\_data for receiving data is 4 bits, which conforms to the interface definition of RGMII. Run logic simulation verification, and the verification results are shown in *Figure 5* and *Figure 6*. From the simulation verification results, it can be seen that the TT frame data communication of the top-level module of the time-triggered transmission control based on the RGMII interface is normal, and the parameters of some TT frames received and sent are consistent with the data, and the module has passed the simulation verification.

Name	Value				4, 400.	000 ns	. ( <sup>4</sup> ,	500.00	0 ns	4, 60	0.000	ns	4, 700.	000 ns	. ( <sup>4</sup> .	800.000		4, 900.	000 m		5,000	000 1	<sup>15</sup>	5, 100. (	000 ns	5	, 200. 000	lns	5, 300.	00
🕌 sys_clk	1		T				_			Π						T	T		T	T										T
🕌 sys_rst_n	1																													
14 tte_rxdv	1																													
> 😻 data_mem[0:163][3:0]	5,5,5,5,5,5,5,5,5,5	5, 5, 1	5, 5, 5, 5	5, 5, 5,	5, 5, 5,	5, 5, 5, 5,	d, 8, 8	3, d, 2, 5	, 4, c, b,	8, 6, c,	4, 8, 7	, 4, 0, 3,	e, 6, 9,	5, 5, d, 2,	8, 8, 1	7, d, 5, 4,	0, 0, 0, 0	1, 8, 3, 0	, O, I, O	1, 0, 6,	0, 0, 0,	5, I, I	1, 0, 0, 0	, 0, 0, a	, 8, a, 3,	0, 2, 0	0, 0, c, 8,	a, 1, 0, 8	, 0, a, 1,	0, 1
> 😻 cnt_data(11:0)	0	101	X 102	χ 1	03 / 1	.04 10	15	106 X	107 / 1	08 X	109	110	111	X 112 X	113	114	115	116	X 117	χı	X	119	120	121	122	123	124	125	126	
🕌 start_flag	1																													
14 tte_rst_n	1																													
> 🐶 state[6:0]	0000001	0010	000 X																				01000	00						
> W tte_rx_data[3:0]	5	3	χo	Х	X	5 2		f X	4 )(	ŧχ	7	2	0	χ 3 χ	6	χ 8	χ_1	4	χ 2	Х	6	X		*		Ċ,	X f	χ 3	Ъ	X
> 😻 data[7:0]	00	00	36			70	Ċ	25	Х	έf	X	76	ΞX	02	X	63	_X_	18	_Х	2	4	χ	66	X	af	ΞX	0e	X	31	
Rec_data[31:0]	0000000	0	0000000	,	360	00000	367	00000	X 367	02500	Х	3670254	έx	7Ъ70254f	X	7502254	IF X	7602634	if X	7602	6318	X 24	1026318	X	466631		2466±f	18 X	2466af0	e
> W send_data[31:0]	0000000																					0000	0000							
🔓 tte_tx_en	0																													
> 😻 tte_tx_data[3:0]	0																					(	)							

Figure 5: Time triggers the top-level network module to receive the simulation verification results.



Figure 6: Time triggers the top-level network module to send simulation verification results.

After the module passes the logic simulation verification, the upper board verification is carried out, and the pins and pins are constrained and allocated according to the board pin diagram. After the pin constraint is complete, power up the development board and connect the PC to the board using the Gigabit network cable and JTAG downloader. The verification result on the upper board is shown in *Figure 7*. It can be seen that the destination IP address and port number are correct, the data on the sending end and the receiving end are consistent and correct, and the board level verification is passed.



Figure 7: Board level verification results.

### ISSN 2706-655X Vol.6, Issue 1: 125-130, DOI: 10.25236/IJFET.2024.060120

### 3. Conclusions

This paper studies the high-speed communication mechanism of time-triggered network based on RGMII interface, proposes the control design scheme of FPGA board for time-triggered top-level high-speed transmission, designs and implements the encapsulation module and decapsulation module for invoking the time-triggered frame of cyclic redundancy check module and configuration module, and the top-level module for time-triggered transmission control. Using RGMII interface transmission, the proposed time-triggered transmission control FPGA scheme is verified on board. Both the logic simulation and the board verification passed, and the data frame transmission rate in the time-triggered network based on the RGMII interface could reach gigabit, which realized the high-speed data transmission in the time-triggered network, and played a role in expanding the technical ideas for the subsequent research of time-triggered network.

### References

[1] Gao P.F. Design of the Time-Triggered Ethernet Switch [D]. Xidian University, 2014.

[2] Zhou, J. Design and Implementation of AS6802 Synchronization Protocol Based on Time-triggered Ethernet [D]. Xidian University, 2018.

[3] H, Kopetz, G, Grunsteidl. TTP-A protocol for fault-tolerant real-time systems [J]. Computer, 1994, 27(1): 14-23.

[4] H, Kopetz, G, Bauer. The Time-Triggered Architecture [J]. IEEE, 2003, 91(4): 112-126.

[5] H, Kopetz, A, Ademaj, P, Grillinger. and K, Steinhammer. The Time-Triggered Ethernet (TTE) Design[C]// Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, 2005: 22-33.

[6] SAE AS6802. Time-Triggered Ethernet[S]. SAE Aerospace Standard, 2011.

[7] Lan, J., Zhu, X.F., Chen, Y. and Li, Q. Research on Time-Triggered Ethernet standards [J]. Aeronautic Standardization & Quality, 2013(05): 24-27+56.

[8] Zhang, K. Research on High Precision Clock Synchronization Technology of Time-Triggered Ethernet [D]. Beijing University of Technology. 2020.

[9] Lan, J., Xiong, H.G. and Li, Q. Clock synchronization fault-tolerance in Time-triggered Ethernet [J]. Computer Engineering and Design, 2015, 36(01): 11-16.

[10] Yang, J.X., Xu, Y.J., He, F. and Liu, Z.D. Research on Influence of Clock Synchronization Accuracy to TTE Real-Time Performance[J]. Electronics Optics & Control, 2016, 23(08): 33-38.

[11] Zhang, Y.J., Xiong, H.G., Liu, Z.D. and Li, Z. Application of TTE Communication Technology in Avionics System [J]. Electronics Optics & Control, 2015, 22(05): 49-53.

[12] Steiner, W. TTEthernet specification [J]. TTTech Computertechnik AG, Nov, 2008.

[13] Li, Z.W. The Research of Time Triggered Ethernet based on Network Calculus [D]. University of Electronic Science and Technology of China, 2013.

[14] Dong, J.W. Time Triggered Ethernet Accelerating Avionics Interconnection [J]. Electronics Optics & Control, 2016, 23(02): 74-78.