Welcome to Francis Academic Press

The Frontiers of Society, Science and Technology, 2023, 5(14); doi: 10.25236/FSST.2023.051408.

Performance vs. Power Analysis for Optimal Point of a Semiconductor Technology

Author(s)

Yuhan Guo

Corresponding Author:
Yuhan Guo
Affiliation(s)

WLSA Shanghai Academy, Shanghai, China

Abstract

The sustainability of power for the portable electronic devices is the key issue in the modern technical products. Besides the battery capacity, the other root cause in sustainability is the power consumption of the integrated circuits (IC) chip inside the devices. The reduction of the power consumption is an important topic in the IC design industry. This paper is based on our project in the Microelectronic Club. Combining the analysis technique learned in the club and our basic knowledge in transistor from the physics class, the power of transistor circuits are calculated. Besides, lowering the power will also slow down the speed of ON-OFF switch in the transistors, therefore, to find an optimal point for the operating voltage with balanced performance vs. power is our goal. We present the result of our computer simulation and the analysis process, also suggest the optimal voltage some the applications with this semiconductor technology.

Keywords

Semiconductor Technology, Logic Gates, Performance, Propagation Delay, Power Consumption, Simulation Results

Cite This Paper

Yuhan Guo. Performance vs. Power Analysis for Optimal Point of a Semiconductor Technology. The Frontiers of Society, Science and Technology (2023) Vol. 5, Issue 14: 42-48. https://doi.org/10.25236/FSST.2023.051408.

References

[1] Young, D. and Stadler S. (2018). Cutnell & Johnson Physics, Eleventh edition, Wiley, pp. 489-683

[2] Gaincoly, D. (2014). Physics Principle with Applications, Seventh edition, Pearson, pp. 443-546

[3] Hayes, J. (2008). Introduction to Digital Logic Design, First edition, Addison-Wesley, pp.1-240

[4] Europractice IC service, (2020). TSMC 0.18, 0.13 µm - 90, 65, 40, 28 & 16 nm, TSMC. pp.1-2 

[5] Cadence Design Systems (2012). Prototyping And Volume Production, Virtuoso Analog Design Environment XL, pp.1-4